

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 233 421 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:

21.08.2002 Bulletin 2002/34

(51) Int. Cl. 7: G11C 16/34

(21) Application number: 01830110.1

(22) Date of filing: 19.02.2001

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE TR

Designated Extension States:

AL LT LV MK RO SI

(71) Applicant: STMicroelectronics S.r.l.

20041 Agrate Brianza (Milano) (IT)

(72) Inventor: Pio, Federico

20047 Brugherio (IT)

(74) Representative: Maccalli, Marco et al

Maccalli & Pezzoli S.r.l.,  
Via Settembrini, 40

20124 Milano (IT)

(54) Method for refreshing stored data in an electrically erasable and programmable non-volatile memory

(57) Method for refreshing data stored in an electrically erasable and programmable non-volatile semiconductor memory comprising at least one two-dimensional array (1) of memory cells (MC) containing a plurality of individually erasable and programmable memory pages (R). Each time a request to modify a content of a memory page is received by the memory, the method provides for modifying (201;502;602) the content of said memory page and submitting a portion (S1-SZ;R) of the two-dimensional array to a refresh procedure (202-208; 501,503-509;601,603-612). The refresh procedure comprises detecting (203;505;606) memory cells of that memory portion that have partially lost a respective datum stored therein and reprogramming the datum in the detected memory cells.




FIG.5

## Description

**[0001]** The present invention relates generally to the field of semiconductor memory devices, and more particularly to non-volatile memories. Still more particularly, the invention relates to electrically erasable and programmable non-volatile memories, such as Flash memories.

**[0002]** As known, in Flash non-volatile memories data are written (programmed) by means of hot electron injection into floating-gate electrodes (briefly, floating gates) of the memory cells. To erase data, electrons are extracted from the floating gates of the memory cells by means of the mechanism known as Fowler-Nordheim tunnelling at high electric fields, giving rise to a Fowler-Nordheim current.

**[0003]** In conventional Flash memories, only the whole two-dimensional array (also called matrix) of memory cells or, where memory sectors are provided with, only a whole memory sector can be erased at a time. All the memory cells of the matrix or memory sector to be erased are submitted to an erase voltage

$$V_{GB} = V_G - V_B$$

where  $V_G$  is for example a negative voltage (e.g., ranging from -8V to -9V) applied simultaneously to all the rows (word lines) of the matrix or memory sector, that is, to the memory cells' control-gate electrode (briefly, control gate), and  $V_B$  is a positive voltage (e.g., ranging from 8V to 9V) applied to the common substrate or bulk electrode of the memory cells of the matrix or memory sector, that is, the (typically P type) well wherein the memory cells of the matrix or memory sector are formed. Starting from an initial value, the erase voltage is progressively increased (in absolute value) until by progressive extraction of electrons from the floating gates the threshold voltage of all the memory cells is brought below a prescribed reference value, chosen to assure a proper margin compared to the standard memory read conditions.

**[0004]** The global character of the erase operation is a significant disadvantage of conventional Flash memories. In fact, even if memory sectors are provided with, the minimum memory sector size that can be practically achieved, at a reasonable cost in terms of semiconductor chip area, is of some KBytes. This means that when even a single data Byte or word belonging to a given memory sector is to be modified, the whole memory sector, that is some KBytes of memory space, must be erased and then rewritten.

**[0005]** This limits the otherwise highly desirable use of Flash memories in those applications which require often to modify single data Bytes or words.

**[0006]** As a solution to this problem, it could be envisaged that in an erase operation only one word line (more generally, only a subset of the set of word lines making

up the memory matrix or sector) is biased to a negative voltage  $V_{selG}$  of, e.g., -8 V to -9 V, while the remaining word lines of the matrix or memory sector are biased to an erase inhibition voltage  $V_{deselG}$  equal to ground or, preferably, intermediate between ground and the voltage  $V_B$ . In this way, only the memory cells belonging to the selected word line(s) are submitted to the erase voltage  $V_{GB}$ , while for the memory cells belonging to the non-selected word lines the electric field across the gate oxide thereof is substantially reduced not to trigger the Fowler-Nordheim tunneling.

**[0007]** Thanks to the above solution, which requires a suitable modification of the conventional row address decoder and row selection circuits, the Flash memory can have a finer granularity in erasing, equal to one word line (or a subset of word lines). Defining as "memory page" the elementary memory unit that can be individually erased, that is, one word line (or a subset of word lines), the memory device can be called "Page Erasable ROM" or "PEROM".

**[0008]** A problem affecting the PEROM is that, when a memory page is to be erased, the memory cells not belonging to that memory page but however belonging to the same memory sector (or to the memory matrix if no memory sectors are provided with) are disturbed. In fact, even if the gate-bulk voltage ( $V_{deselG} - V_B$ ) to which such memory cells are subjected is not sufficient to erase them, such a voltage is however favorable to the extraction of electrons from the floating gates thereof, and thus to a small reduction of their threshold voltages. Considering that any given memory page can be erased and rewritten many thousands of times, some memory cells, even if not belonging to the word lines selected for erasure, may at a given time loose the datum stored therein.

**[0009]** In view of the state of the art described, it has been an object of the present invention to provide a method of refreshing the datum stored in each memory cell, so as to avoid spurious erasure thereof caused by disturbances induced thereon during the erase operations on other memory cells.

**[0010]** According to the present invention, such an object has been achieved by means of a method for refreshing data stored in an electrically erasable and programmable non-volatile semiconductor memory comprising at least one two-dimensional array of memory cells containing a plurality of individually erasable and programmable memory pages, characterized by providing for:

each time a request to modify a content of a memory page is received by the memory, modifying the content of said memory page and submitting a portion of the two-dimensional array to a refresh procedure, the refresh procedure comprising detecting memory cells of that memory portion that have partially lost a respective datum stored therein and reprogramming the datum in the detected memory cells.

**[0011]** Thanks to the method according to the invention, it is assured that all the memory cells are periodically subjected to a data refresh procedure preventing the data stored therein to get lost due to disturbances induced on such memory cells during erase operations on different memory cells of the memory matrix or of the same memory sector. Such a refresh operation is substantially transparent for the user, since it can be carried out each time a request to modify a memory page is received by the memory, preferably after completion of this operation.

**[0012]** The features and advantages of the present invention will be made apparent by the following detailed description of some possible practical embodiments thereof, illustrated merely by way of non-limiting examples in the annexed drawings, wherein:

Figure 1 is a schematic block diagram of a Page Erasable ROM (PEROM) suitable for implementing a method according to the present invention;

Figure 2 is a flowchart schematically illustrating the method according to a first embodiment of the invention;

Figure 2A shows in diagrammatic view current-voltage characteristics of different memory cells;

Figures 3 and 4 are flowcharts schematically illustrating two alternative subroutines implementing a block of Figure 2;

Figures 3A and 4A schematically show circuit arrangements suitable for implementing the alternative subroutines of Figures 3 and, respectively, 4;

Figure 5 is a flowchart schematically illustrating a second, preferred embodiment of the method according to the present invention; and

Figure 6 is a flowchart schematically illustrating a third embodiment of the method according to the invention.

**[0013]** With reference to the drawings, Figure 1 shows a schematic block diagram of a Flash memory adapted for implementing the method according to the invention.

**[0014]** The memory comprises one or, more generally, a plurality of two-dimensional arrays 1 of memory cells MC, only one of which is depicted for simplicity. Each two-dimensional array 1 of memory cells forms a memory sector. In the two-dimensional array 1 the memory cells MC are arranged in rows (word lines) R and columns (bit lines) C. At each intersection between a row R and a column C, a memory cell MC is provided. The memory cells MC are conventionally formed by stacked-gate MOS transistors with a control gate electrode (briefly, control gate) CG connected to the respective row, an electrically insulated floating gate electrode (briefly, floating gate) FG, a drain electrode (briefly, drain) D connected to the respective column, and a source electrode (briefly, source) S.

**[0015]** The memory cells MC are formed inside a semiconductor region 2 doped of a first, for example P,

conductivity type, formed inside an N type doped semiconductor well 3 which in turn is formed inside a P type semiconductor chip.

**[0016]** A row address decoder and row selection circuit 4 conventionally receives from a bus of address signal lines (not shown), carrying address signals externally supplied to the memory, row address signal lines. Circuit 4 decodes a digital code carried by the row address signal lines and selects, among the plurality of rows R, one row corresponding to the digital code, providing the required bias voltage, that depends on the memory operation mode, to both the selected row and the unselected rows.

**[0017]** Similarly, a column address decoder and column selection circuit 5 conventionally receives from the bus of address signal lines column address signal lines CADD. Through circuit 5, a selected group SC of, e.g., eight or sixteen columns, depending on the degree of parallelism of the memory, can be selectively electrically coupled to a sensing circuitry 6, including conventional sense amplifiers, or to a programming circuitry 7. The sensing circuitry 6 and the programming circuitry 7 are per-se conventional and are therefore not described in greater detail.

**[0018]** In read and program operation modes, circuit 4 conventionally selects one word line R among the plurality of word lines of the two-dimensional array 1, biasing the selected word line to a word line read voltage or, respectively, a word line programming voltage. In read mode, circuit 5 couples the selected group SC of bit lines to the sensing circuitry 6, while in program mode the selected group SC of bit lines is coupled to the programming circuitry 7.

**[0019]** In erase operation mode, differently from a conventional Flash memory, circuit 4 is capable of selecting one addressed word line R (more generally, an addressed group of word lines) of the two-dimensional array 1, biasing the selected word line to a negative voltage  $V_{selG}$  of, e.g., -8 V to -9 V, while the non-selected word lines are biased to an erase inhibition voltage  $V_{deseIG}$  equal to ground or, preferably, intermediate between ground and a biasing voltage  $V_B$  of the N type well 3. All the bit lines C are conventionally left floating.

**[0020]** In this way, contrary to what happens in conventional Flash memories, only the memory cells MC belonging to the selected word line(s) R are submitted to the erase voltage  $V_{GB}$ , while for the memory cells belonging to the non-selected word lines the electric field across the gate oxide thereof is substantially reduced not to trigger the Fowler-Nordheim tunneling. The elemental memory unit which can be individually erased is also referred to as "memory page" or, briefly, "page".

**[0021]** In the following, it will be assumed for simplicity that a memory page coincides with a word line R of the two-dimensional array; this is not to be intended as a limitation of the invention, which is in general applicable independently of the number of word lines making up a memory page.

[0022] Still referring to Figure 1, a word line address counter WL\_ADD supplies circuit 4 with internally-generated row address signals RADD. Similarly, a bit line address counter BL\_ADD supplies circuit 5 with internally-generated column address signals CADD; the content of the bit line address counter BL\_ADD can be incremented under control of an increment signal INCC. The word line address counter WL\_ADD can be loaded, under command of a load signal LD, with a row address code SRADD stored in a non-volatile register NV\_REG. Correspondingly, the row address signals RADD generated by the word line address counter WL\_ADD can be stored in a non-volatile way, under command of a store signal ST, in the non-volatile register NV\_REG. A volatile register V\_CNT is also provided to act as a counter, as will be better understood in the following. Volatile register V\_CNT can be reset under command of a reset signal RST, and the content thereof can be incremented under command of an increment signal INCR which is also supplied to the word line address counter WL\_ADD.

[0023] Signals LD, ST, RST, INCC and INCR are generated under control of a sequential logic circuit forming a state machine 8 governing the memory operation and, particularly, the execution of a data refresh procedure. In the context of this description, by data refresh procedure a procedure is meant by which memory cells are checked to determine whether programmed memory cells exist that have lost a certain amount of the charges trapped in the floating gates and, in the affirmative, such memory cells are reprogrammed to reinforce the data stored therein. The state machine 8 is responsive to a signal PMR which schematizes a request of data page modify received by the memory.

[0024] An output of the sensing circuitry 6 can be selectively stored in one of two volatile registers V\_REG1, V\_REG2, under control of respective store signals ST1, ST2 generated by the state machine 8. Volatile register V\_REG1 is used to store the result of a "standard read" performed by the sensing circuitry, that is a sensing of the memory cells performed in standard read conditions. Volatile register V\_REG2 is instead used to store the result of a "margin read", that is a sensing of the memory cells performed in deliberately worsened conditions compared to the standard read conditions. The meaning of standard read and margin read will be better explained later on.

[0025] In order to perform the standard read and the margin read, a standard reference quantity generator 91 and a margin reference quantity generator 92 are provided to supply to the sensing circuitry 6 a standard and, respectively, a margin reference quantities, for example a standard reference current and a margin reference current. A control signal S/M, generated by the state machine 8 and supplied to the sensing circuitry 6, determines the type of sensing to be performed.

[0026] The content of volatile registers V\_REG1, V\_REG2 is supplied to a logic comparator circuit CMP

an output KO/OK of which is supplied to the state machine 8. An output of volatile register V\_REG1 is also supplied to the programming circuitry 7. The programming circuitry 7 can be activated under the control of a signal CONF, generated by the state machine 8, to use the content of volatile register V\_REG1 in order to re-program memory cells which have partially lost the datum stored therein.

[0027] Referring now to Figure 2, a flowchart is depicted illustrating a method 20 according to a first embodiment of the invention. A block 201 ("MOD PG") identifies a series of steps of an operation of modification of the content of an externally-addressed memory page (word line), briefly a data page modify operation. The steps are conventional and include for example: programming all the memory cells of the word line; applying in succession a number of erase voltage pulses to the word line until all the memory cells of the word line are brought into the erased state; verifying the presence of depleted memory cells (i.e., cells with negative threshold voltage) in the word line and soft-programming the depleted memory cells; writing the new data in the selected memory page.

[0028] Briefly, in this first embodiment of the invention the method provides for, in occasion of a data page modify operation and preferably at the end thereof, verifying the presence of soft-erased memory cells in a pre-selected number of word lines of the two-dimensional array: if soft-erased memory cells are encountered, the datum stored in each of them is properly reinforced.

[0029] More specifically, let M be the number of word lines R of the two-dimensional array 1 of memory cells MC, for example a memory sector of the memory; typically,  $M = 2^K$ . The set of M word lines of the two-dimensional array is (ideally, not physically) subdivided in Z subsets S1-SZ of word lines (Fig. 1). Preferably, but this is not a limitation, each one of the Z subsets includes N word lines. Supposing as a mere example that  $N = 2^k$ , then  $Z = M/N = 2^{(K-k)}$ .

[0030] After each operation of modification of the content of an externally-addressed memory page, one of the Z subsets S1-SZ of N word lines of the two-dimensional array 1 is checked to detect the presence of soft-erased memory cells. This provides for performing, for each memory cell MC of each word line R of the subset under check, two read operations: independently of the order in which they are performed, one read operation is carried on in standard sensing conditions ("standard read") and the other read operation is carried on in deliberately more critical sensing conditions ("margin read").

[0031] Referring to Figure 2A (showing in diagrammatic view current-voltage characteristics of memory cells having different threshold voltages, in read conditions), more critical sensing conditions here means the following: for a memory cell to result programmed ("0") when read in standard sensing conditions, the threshold voltage  $V_{th1}$  thereof must be higher than a minimum pro-

grammed threshold voltage  $V_{th0,min}$ ; for the same memory cell to be seen as programmed also in the more critical sensing conditions, the threshold voltage  $V_{th2}$  thereof must be higher than a minimum programmed threshold voltage with margin  $V'_{th0,min}$  equal to  $V_{th0,min} + \Delta V_{th}$  ( $\Delta V_{th} > 0V$ ).

[0032] If a given memory cell is read as programmed both in the standard read and in the margin read (MC2 in Figure 2A), it is assumed that the datum stored therein (conventionally, a logic "0") is still sufficiently strong and does not require to be reinforced.

[0033] If differently a memory cell is read as programmed in the standard read (MC1 in Figure 2A), but not in the margin read, it is assumed that the memory cell has been "soft-erased". In the context of this description, soft-erasure means a partial loss of the charge trapped in the floating gate FG of the memory cell, caused for example by disturbances induced on that memory cell during erasure of other memory cells of the two-dimensional array 1, which determines a slight decrease of the memory cell threshold voltage. A soft-erased memory cell (MC1 in Figure 2A), even if still providing a correct result when read in standard read, is a potential cause of errors: a further slight loss of floating gate charges could bring the threshold voltage of the memory cell too close or even below the minimum programmed threshold voltage  $V_{th0,min}$ . The datum stored in such a memory cell is therefore considered no more sufficiently strong and must be reinforced.

[0034] Memory cells read as non-programmed both in the standard read and in the margin read (MC3 in Figure 2A) are assumed to be real non-programmed memory cells, storing conventionally a logic "1". A situation in which a memory cell is read as programmed in the standard read but non-programmed in the margin read is not consistent and indicates some kind of malfunctioning.

[0035] For example, the sensing conditions adopted for the margin read can be those used in the program verify step of a program operation.

[0036] Referring again to Figure 2, block 202 ("RD NV\_REG & STRT V\_CNT"), in the non-volatile register NV\_CNT provided in the memory device an information is stored which is representative of an address of the last word line R which has been submitted to the refresh procedure in a previous data page modify operation. In this way, each time a new data page modify operation is executed, the refresh procedure restart from where it has been previously interrupted. Register NV\_CNT is non-volatile since the information stored therein is to be preserved even in case a power-down takes place. The volatile counter V\_CNT is provided in the memory device for tracking the word lines to be refreshed within a given subset S1-SZ of word lines. In block 202, the content of the non-volatile register NV\_CNT is read to determine from which word line the refresh operation shall restart; in particular, referring to Figure 1, the state machine 8 asserts signal LD to load the word line address

counter WL\_ADD with the content of the non-volatile register NV\_REG. The content the volatile counter V\_CNT is instead initialized (the state machine 8 asserts signal RST to set the content of counter V\_CNT to, e.g., zero).

[0037] In block 203 ("RFR VER") all the memory cells of the first word line of the subset Si (one of subsets S1-SZ) currently under check are submitted to the standard read and the margin read.

[0038] In block 204 ("DT OK?") the results of the two types of read are compared to exclude the presence of soft-erased memory cells. Referring to Figure 1, this operation is for example performed by block CMP.

[0039] If soft-erased memory cells are detected in the selected word line (branch "N"), the data stored in such soft-erased memory cells are reinforced (block 205, "CONF DT"), otherwise this last operation is not performed (branch "Y"). For example, referring to Figure 1, the state machine 8, by asserting signal CONF, instructs the programming circuitry 7 to program the memory cells of the selected word line with the content of volatile register V\_REG1.

[0040] By assertion of signal INCR, the content of the volatile counter V\_CNT and the content of the word line address counter WL\_ADD are then incremented by one (block 206, "INC V\_CNT INC WL\_ADD"), so as to point to the next word line of the subset Si under consideration.

[0041] The state machine 8 causes the operations of blocks 203, 204, 205 and 206 to be repeated until all the word lines of the subset Si under consideration have been submitted to the refresh procedure. This situation is detected (block 207, "V\_CNT > N") by checking the content of the volatile counter V\_CNT: when the content of the volatile counter V\_CNT equals N, the number of word lines in the subset Si, all the word lines of the subset under consideration have been checked and the loop exited.

[0042] The refresh routine ends after having updated the content of the non-volatile register NV\_CNT (block 208, "UPD NV\_CNT"). The state machine 8 asserts signal ST so that the content of the word line address counter WL\_ADD is stored in the non-volatile register NV\_REG. In this way, the next time a request to modify the content of a memory page is received by the memory the refresh operation will restart from where it has been suspended, i.e., from the next subset Si of word lines.

[0043] The number N of word lines in each subset Z can be for example equal to 1/4, 1/8 or 1/16 of the overall number of word lines in the two-dimensional array 1. In this way, each memory cell MC (i.e., each data bit) of the two-dimensional array is checked and, if necessary, reprogrammed every four, eight or, respectively, sixteen operations of data page modification. This makes the refresh method particularly reliable, since before being checked each memory cell will be subject to a maximum number of disturbances equal to four, eight or, respectively, sixteen.

**[0044]** Expediently, the non-volatile counter NV\_CNT can be practically implemented by means of one or more dedicated, additional word lines of the two-dimensional array, for example word line RC in Figure 1. In such dedicated word line, each time the refresh routine 20 is executed one memory cell is programmed (a logic "0" is stored therein), so that the address of the last refreshed subset Si is univocally stored in non volatile way. When all the memory cells of word line RC are programmed, the word line is erased so that all the memory cells thereof return to a logic "1": this indicates that the next refresh routine will start from a pre-selected starting word line (which can be the first physical word line of the two-dimensional array or another word line taken as the starting word line). If there are more than a single word line RC, when all the cells of the first word line RC are programmed the storage of the address of the last refreshed subset Si continues on the following word line RC.

**[0045]** Expediently, word line RC is erased in parallel to another word line of the two-dimensional array during an operation of modification of the content of a memory page. In this way, no delays are introduced that otherwise would reduce the overall time available for performing the refresh routine.

**[0046]** By way of example only, let a memory sector be considered of the size of 0.5 Mbits, arranged as a two-dimensional array of 2048 bit lines and 256 word lines. If it is desired to have a generic memory cell submitted to the refresh procedure every eight data page modify operations, then  $N = 256/8 = 32$ , that means that every data page modify operation 32 word lines must be refreshed (for a total of 8 Kbytes of memory) and one memory cell of word line RC used as non-volatile register NV\_CNT must be programmed. Since word line RC (which is structurally identical to any other word lines) contains 2048 memory cells, starting from an initial situation of all "1"s, word line RC will thus be entirely programmed after 2048 operations of data page modification: at this time each word line R of the two-dimensional array will have been refreshed 256 times.

**[0047]** It appears that the endurance requirement for the dedicated word line used as non-volatile register does not exceed that imposed on the memory cells MC of the memory pages. In fact, for a typical guaranteed endurance of 100 thousands memory page erase/write cycles, the overall number of erase/write operations is equal to approximately 25.6 millions; since word line RC is erased every  $2048/256 = 256$  operations of data page modification, in the 25.6 millions of erase/write operations word line RC will be erased 100 thousands times.

**[0048]** Clearly, the requirements of endurance will vary for arrangements providing for a different number of bit lines and word lines, and/or for different frequencies of refresh of the memory cells. Should this pose problems, then the non-volatile register NV\_REG could for example be split onto two or more dedicated word lines like word line RC.

**[0049]** There are several advantages in embedding the non-volatile register NV\_REG dedicated to controlling the refresh procedure of the two-dimensional array 1 in the two-dimensional array itself. First of all, it assures an automatic correspondence between the modified data page and the refresh operation controlled by the counter. Secondly, it avoids the necessity of performing read operations on data not belonging to the last addressed memory sector (that is, in memory sectors where no disturbances at all have been applied). In third place, it allows to have distinct word line address non-volatile registers for the various memory sectors practically without any increase in terms of chip area, which would not be possible should all the non-volatile registers be formed in a distinct, dedicated matrix of memory cells. Also, it allows to perform the refresh operation on the non-volatile register itself: this would require to devise a different routine should the non-volatile registers be formed in a distinct matrix of memory cells.

**[0050]** Figures 3 and 4 schematically show in terms of flowcharts two alternative implementations of the operations of block 203 of Figure 2.

**[0051]** More specifically, referring to Figure 3, the sub-routine 30 provides for performing, on each of the N word lines of a given word line subset S1-SZ, a standard read first, followed by a margin read, and then for comparing the results. In block 301 ("BL\_ADD = 0") the bit line address counter BL\_ADD shown in Figure 1 is set to zero or, more generally, to a starting bit line address. Then (block 302, "RD STD") a standard read is performed of the memory cells belonging to the group of bit lines SC corresponding to the starting bit line address. The result of this standard read is stored in volatile register V\_REG1 (block 302, "-> V\_REG1"), and the bit line address counter BL\_ADD increased by one to address the next group SC of bit lines. The standard read goes on until all the memory cells of the current word line have been read (block 305, "BL\_ADD > LST", checks the current value of the bit line address counter).

**[0052]** After having completed the standard read, the bit line address counter BL\_ADD is again set to zero or to the starting bit line address (block 306, "BL\_ADD = 0"). A margin read (block 307, "RD MRG") is then performed of the memory cells belonging to the group SC of bit lines corresponding to the starting bit line address. The result of the margin read is stored volatile register V\_REG2 (block 308, "-> V\_REG2") and then the bit line address counter increased by one to address the next group SC of bit lines. The loop ends when all the memory cells of the current word line have been submitted to the margin read.

**[0053]** In order to ascertain if soft-erased memory cells exist in the current word line, the content of volatile register V\_REG1 is compared to the content of volatile register V\_REG2 (block 311, "V\_REG1 = V\_REG2", that corresponds to block 204 of Figure 2; logic comparator circuit CMP of Figure 1). The two volatile registers V\_REG1 and V\_REG2 can comprise each a number of

latches equal to the number of bits of a generic word line. The latches of the two volatile registers V\_REG1, V\_REG2 that correspond to a same bit of the word line are compared; if each pair of latches contains the same datum, then no soft-erased memory cells exist on the addressed word line, and it is not necessary to confirm, *i.e.* reprogram, the datum. If instead the content of a pair of corresponding latches of the two volatile registers V\_REG1, V\_REG2 differs, in the sense that the latch of register V\_REG1 is a logic "0" while the corresponding latch of register V\_REG2 is a logic "1", then the corresponding memory cell of the addressed word line has partially lost charge and must be reprogrammed (situation MC2 in Figure 2A).

[0054] The comparison of the corresponding pairs of latches of the two volatile registers V\_REG1, V\_REG2 can be quite fast, since it can be carried out by means of simple logic gates. A logically complemented XOR operator provides the correct logical operator.

[0055] Clearly, it is not strictly necessary that the standard read precedes the margin read: the two reads can be performed in any order.

[0056] As schematically shown in Figure 3A, in the subroutine of Figure 3 only one sense amplifier SA is necessary to perform the two reads on a given memory cell. In order to perform the margin read, circuit 4 can bias the selected word line R, thus the control gate CG of the memory cell, to a voltage  $V_{CG, \text{mrg}}$  suitably higher than the biasing voltage  $V_{CG, \text{std}}$  of the same word line in the standard read. In this way, two different control gate voltages are applied to the memory cells of the addressed word line: a lower control gate voltage in standard read, a higher control gate voltage in margin read. The sense amplifier SA then compares a current  $I_c$  sunk by the memory cell in the two biasing conditions to a reference current  $I_R$ .

[0057] The alternative subroutine 40 of Figure 4 allows for a faster operation than that of Figure 3, but requires more sense amplifiers (twice the number required by the routine of Figure 3) to be provided for in the sensing circuitry 6. The standard and margin reads are performed simultaneously, by simultaneously comparing a characteristic quantity of any given memory cells of the addressed word line, for example the current sunk by such memory cell, to two different reference quantities, for example two reference currents, one reference current for the standard read and the other for the margin read. Referring jointly to Figure 4A, for sensing a given memory cell two sense amplifiers SA1, SA2 are required, one SA1 supplied with the memory cell current  $I_c$  and the standard read reference current  $I_{R, \text{std}}$ , the other SA2 supplied with the memory cell current  $I_c$  and the margin read reference current  $I_{R, \text{mrg}}$ . In practice, the current  $I_c$  sunk by an addressed memory cell can be mirrored (block M in Figure 4A) and supplied to the two sense amplifiers SA1, SA2 to be compared to the two reference currents.

[0058] At the beginning of subroutine 40, the bit line

address counter BL\_ADD is again set to zero or, generally, to a starting value (block 401, "BL\_ADD = 0"). Then, the standard and margin reads are carried out in parallel (blocks 402, "RD STD", and 403, "RD MRG"). The results of the two reads (that is, for each addressed memory cell, the outputs of the two sense amplifiers SA1, SA2) are then compared (block 404, "RD\_MRG = RD\_STD"); if they differs the bit line address (contained in the bit line address counter) is stored in a volatile register V\_REG (block 405, "BL\_ADD -> V\_REG"), for example a register of the state machine 8. The bit line addresses stored in the volatile register V\_REG are used by the programming circuitry 7 for the subsequent operation of reinforcing the datum.

[0059] The bit line address counter BL\_ADD is then increased by one and the previous operations performed on the memory cells of the next group SC of bit lines. The loop ends when all the groups of bit lines have been checked (block 407, "BL\_ADD > LST").

[0060] The routine of Figure 4 does not require the provision of the two volatile registers V\_REG1, V\_REG2: the comparison of the results of the standard and margin reads is performed directly at the output of the sense amplifiers (for example by complemented XOR logic gates 9 as schematized in Figure 4A).

[0061] Thanks to the data refresh method of Figure 3, it is possible to check and, if necessary, reinforce all the data stored in the memory cells of the two-dimensional array 1 with a prescribed frequency.

[0062] The described method can be implemented in a substantially transparent way for the user. Typically, the time required for erasing a memory page ranges from 5 to 10 ms, and that for programming the memory page with the new data ranges from 3 to 5 ms (supposing a memory page made up of 256 Bytes, as in the above example). Assuming  $N = 16$  or  $32$ , the time required for performing the standard read and the margin read is not higher than 1 or 2 ms, while the time for reprogramming the detected soft-erased memory cells amounts to approximately  $5 \mu\text{s}$  per memory cell. Since for a PEROM 20 ms are a reasonable characteristic time which can be guaranteed to the user for performing a data page modify operation (this time is one of the guaranteed features specified in the memory data sheet), it follows that the refresh procedure can be executed within the guaranteed, characteristic time in a way transparent to the user.

[0063] It is to be noted that the standard read and the margin read can be fast, sequential reads, since once a word line is selected and properly biased, it is only necessary to sequentially increase the bit line address counter (no time is wasted in discharging the capacitor associated to one word line and charging that associated to another word line, as in a random-access read).

[0064] It is also to be noted that albeit in the previous description the data page modify operation always precedes the data refresh routine, this is not limitative to the present invention. It could as well be envisaged that,

as soon as the memory receives a request to modify a data page, the refresh routine is executed first, and then the content of the addressed memory page is modified.

[0065] In Figure 5 another, preferred embodiment of the present invention is shown. In this embodiment, as soon as the memory receives a data page modify request, a memory internal timer (TMR in Figure 1) is started (block 501, "STRT TMR"). The internal timer TMR has the function of measuring the time lapsed from the beginning of the data page modify operation.

[0066] The content of the addressed memory page is then modified (block 502, "MOD PG", corresponding to block 201 of Figure 2). At the end of this operation, the content of the non-volatile register NV\_REG is read and loaded into the word line address counter WL\_ADD (block 503, "NV\_REG -> WL\_ADD"). The non-volatile register NV\_REG is used to store the address of the last word line which, in a previous data refresh operation, has been subjected to the refresh procedure. The content of the word line address counter WL\_ADD is incremented by one, to point to the first word line which must be submitted to the refresh routine (block 504, "INC WL\_ADD"). The addressed word line is then subjected to the refresh routine (block 505, "RFR VER"), which can for example be the routine described in connection with Figure 3 or the one of Figure 4. The existence of soft-programmed memory cells is then checked (block 506, "DT OK?") and, if necessary, the detected soft-erased memory cells are reprogrammed (block 507, "CONF DT").

[0067] After this, the memory internal timer TMR is checked to ascertain if there is enough time left for performing the refresh verify on another, subsequent word line (block 508, "TO?"). This is done by comparing the content of the internal timer TMR, that is a measure of the time lapsed from the beginning of the data page modify operation, with a maximum allowed lapsed time TO. Preferably, the latter substantially corresponds to the memory characteristic time guaranteed for completing a data page modify operation, minus the maximum estimated time necessary for performing a complete refresh operation on a word line. If sufficient time remains for submitting the next word line to the refresh operation, the routine loops back to block 504: the word line address counter WL\_ADD is incremented by one to point to the next word line. Otherwise, the content of the word line address counter WL\_ADD is stored in the non-volatile register NV\_REG and the refresh routine ends.

[0068] It is to be noted that in block 509 it is not strictly necessary to store each time the exact word line address in the non-volatile register NV\_REG. In fact, let it be supposed that the set of word lines R of the two-dimensional array 1 is ideally subdivided in subsets of, for example, four, eight or sixteen word lines (such as the subsets S1-SZ of Figure 1), and that only a portion of a word line address identifying the subset to which the word line belongs is stored in the non-volatile register NV\_REG. Then, if the maximum allowed time TO is

reached before the refresh procedure has been completed on the current subset of word lines, that is, the refresh procedure is interrupted within a given subset of word lines, then the next time the refresh procedure is executed (i.e., the next time a data page modify request is received by the memory) the same subset of word lines will still be selected; the first word lines of the selected subset will thus be refreshed again, but this does not cause any problem provided that, as it usually is, the time available in a data page modify operation is sufficiently long to allow standard and margin reads and, if necessary, memory cell reprogramming to be performed on four, or eight or sixteen word lines; moreover, the memory cells of the first word line of the selected subset are expected not to have partially lost the charge because they were refreshed after the previous step of data page modification and correspondingly have been disturbed only once.

[0069] An alternative to the embodiment of Figure 5 is shown in Figure 6. In this embodiment, as in the one of Figure 2, the set of word lines R of the two-dimensional array 1 is ideally subdivided in Z subsets S1-SZ, preferably of N word lines each.

[0070] Again, as soon as the memory receives a data page modify request, the memory internal timer TMR is started (block 601, "STRT CLK"). Then, the data page modify operation is carried out (block 602, "MOD PG"). Once this operation is completed, the content of the non-volatile register NV\_CNT is read and stored in the word line address counter WL\_ADD (block 603, "NV\_CNT -> WL\_ADD"). A volatile counter, for example the volatile counter V\_CNT shown in Figure 1, is initialized (block 604, "RST V\_CNT"), then the word line address counter WL\_ADD is incremented by one (block 605, "INC WL\_ADD") to point to the first word line to be submitted to the refresh procedure. The refresh routine is then carried out on the addressed word line (block 606, "RFR VER"), for example according to any one of the two alternatives of Figures 3 and 4. The existence of soft-erased memory cells in the addressed word line is then checked (block 607, "DT OK?") and, in the affirmative, the soft-erased memory cells are reprogrammed (block 608, "CONF DT"). The volatile counter V\_CNT is then incremented by one (block 609, "INC V\_CNT").

[0071] After this, the content of the volatile register V\_CNT is checked to ascertain if all the N word lines of the subset have been refreshed (block 610, "V\_CNT = N?"). If not, the routine loops back to block 605, and the next word line of the subset is verified; if yes, the content of the word line address counter WL\_ADD is stored in the non-volatile register NV\_REG (block 611, "WL\_ADD -> NV\_CNT").

[0072] The internal timer TMR is then checked to ascertain if there is enough time left for performing the refresh procedure on another, subsequent subset of word lines (block 612, "TO?").

[0073] In other words, in the alternative embodiment of Figure 6 the comparison between the time lapsed



from the beginning of the data page modify operation and the available, overall time is done only after a subset of (e.g., four, eight or sixteen) word lines has been submitted to the refresh procedure. If it is ascertained that there is no sufficient time left for carrying out the refresh operation on another subset of word lines, the portion of the word line address defining the subset of word lines is stored in the non-volatile register NV\_REG. The volatile counter V\_CNT is necessary in this case to point to one word line at a time among those of a current subset.

[0074] Also in this case, it is expedient to implement the non-volatile register NV\_REG by using one (or more) additional, dedicated word line of the two-dimensional array 1 (memory sector), such as word line RC of Figure 1. The memory cells of this word line are initially all non-programmed (all logic "1"s). At the end of each refresh procedure of a subset of N word lines, one memory cell of the dedicated word line is programmed ("0"). When all the memory cells of the dedicated word line are programmed, the dedicated word line can be erased. By way of example, let a memory sector be considered of the size of 0.5 Mbits, arranged as a two-dimensional array of 2048 bit lines and 256 word lines. Assuming that each subset contains  $N = 16$  word lines, each time the whole memory sector has been verified then  $256/16 = 16$  memory cells of the dedicated word line are programmed, that means that before the dedicated word lines is completely programmed the memory sector has been completely verified  $2048/16 = 128$  times. At this time, the dedicated word line can be erased or, if more than one dedicated, additional word lines are used to implement the non-volatile register, another word line is used.

[0075] In any case, even with only one dedicated word line, the latter becomes "full" (all memory cells thereof programmed) after at least 128 operations of modification of a memory page. This number can even be higher if the refresh operation can be carried out on the whole memory sector before the intervention of the time out: in this case, the refresh procedure can be interrupted without modifying the content of the non-volatile register, which already contains the information necessary to identify the word line from which the refresh procedure will start the next time a data page modify request is received by the memory. In this way the lifetime of the dedicated word line is augmented.

[0076] For the above reasons, the requirements of endurance for the dedicated word line used as non-volatile register NV\_REG are practically equivalent to those for the other word lines of the two-dimensional array.

[0077] Thanks to the method according to the preferred embodiment of the invention, the memory cells of the two-dimensional array (memory sector) can be submitted to a data refresh operation with the maximum frequency allowed by the specified, guaranteed page modify time, and in a way completely transparent for the user. In occasion of each data page modify operation, the

maximum possible number of word lines are subjected to a check for detecting the presence of soft-erased memory cells and, if some of the latter are present, the datum is reinforced.

[0078] The algorithm is self-adaptive with respect to the pattern of "1"s and "0"s in the new data page to be substituted for the previously stored one. As known, the less "0"s exist in a data page to be written, the shorter the data page writing time and the longer the time available for the refresh procedure. The algorithm is also self-adaptive with respect to the possible lengthening of the erase time due to aging: with time, charges are trapped in the gate oxides of the memory cells so that the time necessary for extracting charges from the floating gates increases. This causes a lengthening of the time necessary to erase the memory page, and reduces the time available to perform the refresh procedure. Thanks to these self-adaptiveness, the method always provides the best result possible.

[0079] As already mentioned, the time typically required for erasing a memory page ranges from 5 to 10 ms, and that for programming the memory page with the new data ranges from 3 to 5 ms (supposing a memory page made up of 256 Bytes, as in the above example). Since for a PEROM 20 ms are a reasonable spec to be guaranteed to the user for completing a data page modify operation, it follows that from 5 to 12 ms are left for carrying out the refresh operation. Considering that the time required for performing the standard read and the margin read is not higher than 1 ms (for sixteen word lines), and that the time for re-programming the detected soft-erased memory cells amounts to approximately 5  $\mu$ s per memory cell, it can easily be seen that at each data page modify operation a portion ranging from  $\frac{1}{2}$  to  $\frac{3}{4}$  of the two-dimensional array can be verified. Even a slight increase in the sensing speed in the standard and margin reads could easily allow to achieve the goal of verifying the whole two-dimensional array at each data page modify operation.

[0080] Even if in the previous description reference has always been made to erasure of one (or more) rows of the two-dimensional array, the invention applies in general whenever a portion of the two-dimensional array of memory cells, for example a portion of a memory sector, can be individually erased.

[0081] Thanks to the periodicity of the refresh operation, the method according to the invention allows to overcome problems of data loss of any nature, not only caused by disturbances induced on the memory cells during erasure of other memory cells, but also due to scarce data retention.

## Claims

1. Method for refreshing data stored in an electrically erasable and programmable non-volatile semiconductor memory comprising at least one two-dimen-

sional array (1) of memory cells (MC) containing a plurality of individually erasable and programmable memory pages (R), characterized by providing for:

- each time a request to modify a content of a memory page is received by the memory, modifying (201;502;602) the content of said memory page and submitting a portion (S1-SZ;R) of the two-dimensional array to a refresh procedure (202-208;501,503-509;601,603-612), the refresh procedure comprising detecting (203;505;606) memory cells of that memory portion that have partially lost a respective datum stored therein and reprogramming the datum in the detected memory cells.
2. Method according to claim 1, in which said detecting (203;505;606) memory cells that have partially lost the respective datum stored therein comprises reading the memory cells of said memory portion in a first read condition (302;402) and in a second read condition (307;403), said second read condition providing for deliberately worsening the memory cell read condition compared to the first read condition.
3. Method according to claim 2, in which said first read condition is a standard read condition for the memory and said second read condition is a margin read condition for the memory, in which reading of a programmed memory cell is deliberately rendered more critical compared to the standard read condition.
4. Method according to claim 3, in which said margin read condition is a read condition adopted to verify a programmed status of a memory cell in an electrical programming operation.
5. Method according to claim 3 or 4, in which said reading the memory cells of said memory portion in the standard read condition and in the margin read condition provides for performing a first sensing (302) and a second sensing (307) of each memory cell of the memory portion at different times and in different memory cell biasing conditions ( $V_{CG, std}$ ,  $V_{CG, mrg}$ ).
6. Method according to claim 3 or 4, in which said reading the memory cells of said memory portion in the standard read condition and in the margin read condition provides for performing a single sensing (402,403) of each memory cell of the memory portion, and comparing a characteristic quantity ( $I_C$ ) of the memory cell with two different, prescribed reference quantities ( $I_{R, std}$ ,  $I_{R, mrg}$ ), a first reference quantity ( $I_{R, std}$ ) being a standard reference quantity and a second reference quantity ( $I_{R, mrg}$ ) being a margin reference quantity.
7. Method according to claim 6, in which said performing a single sensing (402,403) of each memory cell of the memory portion and comparing a characteristic quantity of the memory cell with two different, prescribed reference quantities comprises biasing the memory cell in a prescribed condition, and comparing a memory cell current ( $I_C$ ) with two different, prescribed reference currents ( $I_{R, std}$ ,  $I_{R, mrg}$ ), a first reference current ( $I_{R, std}$ ) being suitable for discriminating if the memory cell stores a first or a second logic value in said standard read condition, a second reference current ( $I_{R, mrg}$ ) being suitable for discriminating if the memory cell stores a first or a second logic value in said margin read condition.
8. Method according to anyone of the preceding claims, in which the memory cells (MC) of said at least one two-dimensional array (1) are arranged in rows (R) and columns (C), said memory page including at least one row of memory cells, said portion of the memory submitted to the refresh procedure comprising a group of rows of the two-dimensional array.
9. Method according to claim 8, in which after a group of rows has been submitted to the refresh procedure an indication of address (WL\_ADD) of the last row of the group submitted to the refresh procedure is stored in non-volatile way (NV\_REG) in the memory.
10. Method according to claim 9, in which said group of rows is one of a plurality of subsets (S1-SZ) of a set of rows of the two-dimensional array (1), and includes a pre-selected, fixed number (N) of rows (R).
11. Method according to claim 10, in which said pre-selected number (N) of rows includes more than one row (R).
12. Method according to claim 11, further providing for:  
before submitting a subset (S1-SZ) of rows to the refresh procedure, retrieving (202) an information of address of a last subset of rows previously submitted to the refresh procedure, said information being stored in non-volatile way (NV\_REG) in the memory, and, before terminating the refresh procedure, storing (208) in non-volatile way an updated information of address of the subset of rows just submitted to the refresh procedure.
13. Method according to claim 9, in which said group of rows (R) includes a variable number of rows.

14. Method according to claim 13, in which said variable number of rows depends on a time available for performing the refresh procedure, said time available corresponding to a difference between a memory characteristic time for the operation of modifying the content of a memory page and a time actually lapsed for performing such operation.
15. Method according to claim 14, providing for:
- a) when the request to modify a content of a memory page is received by the memory, starting (501;601) a memory internal timer (TMR);
  - b) modifying (502;602) the content of the memory page;
  - c) submitting at least one row (R) of the two-dimensional array (1) to the refresh procedure;
  - d) checking (508;612) the timer to determine a remaining time before said memory characteristic time is reached;
  - e) if enough time remains, repeating steps c) and d) on a different at least one row, otherwise terminating the refresh procedure.
16. Method according to claim 15, in which steps c) and d) provide for submitting one row (R) to the refresh procedure and then checking (508) the timer (TMR) to determine if the remaining time is at least sufficient for performing the refresh procedure on another row.
17. Method according to claim 16, in which step e) further provides for, before terminating the refresh procedure, storing (509) in a non-volatile way (NV\_REG) an indication of address (WL\_CNT) of the last row submitted to the refresh procedure, and step c) further provides for retrieving (503) said indication of address stored in non-volatile way (NV\_REG).
18. Method according to claim 15, in which steps c) and d) provide for submitting (604-610) a subset (S1-SZ) of a set of rows of the two-dimensional array (1), said subset including more than one row, to the refresh procedure and then checking (612) the timer (TMR) to determine if the remaining time is at least sufficient for performing the refresh procedure on another subset of rows.
19. Method according to claim 18, in which step e) further provides for, before terminating the refresh procedure, storing (611) in non-volatile way (NV\_REG) an indication of address of at least the last subset of rows submitted to the refresh procedure, and step c) further provides for retrieving (602) said indication of address stored in non-volatile way (NV\_REG).
20. Electrically programmable and erasable non-volatile semiconductor memory, comprising at least one two-dimensional array (1) of memory cells (MC) containing a plurality of individually erasable and programmable memory pages (R), characterized by further comprising data refresh means (8;20;50;60), responsive to a request (PMR) to modify a content of a memory page received by the memory, for submitting a portion (S1-SZ;R) of the two-dimensional array to a refresh procedure (202-208; 501,503-509;601,603-612) each time said request is received by the memory, said data refresh means comprising detecting means (203;505;606) for detecting memory cells of that memory portion that have partially lost a respective datum stored therein and reprogramming means (205;507;608) for reprogramming the datum in the detected memory cells.
21. Memory according to claim 20, in which said data refresh means (8;20;50;60) comprise a state machine.
22. Memory according to claim 21, in which said detecting means (203;505;606) comprise read means (6; V\_REG1, V\_REG2) adapted for reading memory cells belonging to said memory portion (S1-SZ;R) in a first read condition and in a second read condition, said second read condition providing for deliberately worsening the memory cell read condition compared to the first read condition, and comparing means (CMP;9) for comparing results of said reading in the first and second conditions.
23. Memory according to claim 22, in which said read means (6;V\_REG1, V\_REG2) comprise, for each memory cell to be read, one sense amplifier circuit (SA) made to operate in said first and second conditions at different times of the refresh procedure, and first and second registers (V\_REG1, V\_REG2) for at least temporarily storing the results of said readings in the first and second conditions, the comparing means (CMP) acting on the content of said registers.
24. Memory according to claim 22, in which said read means (6;V\_REG1, V\_REG2) comprise, for each memory cell to be read, two sense amplifier circuits (SA1,SA2) for simultaneously performing said readings in the first and second conditions, respectively, said comparing means directly comparing outputs of the two sense amplifier circuits.
25. Memory according to claim 23 or 24, further comprising an internal timer (TMR) activated by the state machine (8) upon receiving of said request (PMR) to measure a time elapsed therefrom, and means (508;612) for comparing the elapsed time

with a maximum available time for satisfying said request, whereby the refresh procedure is interrupted when said maximum available time is approached.

26. Memory according to claim 20, comprising non volatile register means (NV\_REG) for storing in non volatile way an indication of address of the last portion of the memory submitted to the refresh procedure.

27. Memory according to claim 26, in which said non volatile register means (NV\_REG) comprises memory cells (RC) of said at least one two-dimensional array (1).

5

10

15

20

25

30

35

40

45

50

55




FIG. 1







FIG. 2







FIG.3








FIG.5




FIG.6

European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 01 83 0110

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 239 505 A (MIELKE NEAL R ET AL) 24 August 1993 (1993-08-24) * column 9, line 49 - column 12, line 36; figures 2,4,5 *	1-3,6-8, 20-22,24	G11C16/34
X	EP 0 718 849 A (SGS THOMSON MICROELECTRONICS) 26 June 1996 (1996-06-26) * column 5, line 41 - column 9, line 2; figure 3 *	1-5,8, 20-23	
Y	SHIGERU ATSUMI ET AL: "A 16-MB FLASH EEPROM WITH A NEW SELF-DATA-REFRESH SCHEME FOR A SECTOR ERASE OPERATION" IEICE TRANSACTIONS ON ELECTRONICS,JP,INSTITUTE OF ELECTRONICS INFORMATION AND COMM. ENG. TOKYO, vol. E77-C, no. 5, 1 May 1994 (1994-05-01), pages 791-798, XP000459519 ISSN: 0916-8524	1-12, 20-24,26	
A	* page 792, right-hand column, line 16 - page 794, right-hand column, line 10; figures 5,7 *	17,19,27	TECHNICAL FIELDS SEARCHED (Int.Cl.7) G11C
Y	US 6 108 241 A (CHEVALLIER CHRISTOPHE J) 22 August 2000 (2000-08-22) * column 3, line 52 - column 7, line 56; figures 1-4 *	1-12, 20-24,26	
	* column 8, line 22 - column 9, line 4; figure 6 *		
A	WO 00 16338 A (ATMEL CORP) 23 March 2000 (2000-03-23) * page 4, line 20 - page 5, line 25; figure 1 *	1,9,12, 17,19, 20,26,27	
	---		
	-/--		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 2 August 2001	Examiner Cummings, A
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document  : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons  & : member of the same patent family, corresponding document			

EPO FORM 1503 02.02 (P04C01)



European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 01 83 0110

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A	US 6 026 024 A (ODANI NOBUTSUGU ET AL) 15 February 2000 (2000-02-15) * column 6, line 63 - column 8, line 14; figures 9,10 * -----	1-3,6,7, 20,22,23	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
The present search report has been drawn up for all claims			
Place of search <b>THE HAGUE</b>		Date of completion of the search <b>2 August 2001</b>	Examiner <b>Cummings, A</b>
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ..... &amp; : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 83 0110

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

02-08-2001

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5239505	A	24-08-1993	NONE	
EP 0718849	A	26-06-1996	FR 2728380 A	21-06-1996
			DE 69502169 D	28-05-1998
			DE 69502169 T	13-08-1998
			JP 2807203 B	08-10-1998
			JP 8235887 A	13-09-1996
			US 5652720 A	29-07-1997
US 6108241	A	22-08-2000	NONE	
WO 0016338	A	23-03-2000	US 6088268 A	11-07-2000
			AU 6388199 A	03-04-2000
			NO 20011274 A	13-03-2001
			US 6166959 A	26-12-2000
US 6026024	A	15-02-2000	JP 10255487 A	25-09-1998
			KR 253851 B	01-05-2000

EPO FORM PC469

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82